

Processor
Processor.Sch

- AD[0..15]
- /SS1
- SCK1
- MOSI1
- MISO1
- /SS2
- SCK2
- MOSI2
- MISO2
- PP[0..7]
- XA[14..19]
- RS485.XMIT1
- RS485.XMIT2
- PT[0..7]
- MODC_BGND
- PM[0..7]
- SDA.I2C
- SCL.I2C
- RTC_CS_CLEANUP
- SCK0_MASTER2
- MOSI0_SUPPRESS.BOOT.V
- MISO0
- PS3.TXD1
- PS2.RXD1
- PS1.TXD0
- PS0.RXD0
- AN[0..15]
- /XIRQ
- /IRQ
- R/W
- /LSTRB
- E
- MODA
- MODB
- 16MHZ
- IAD[0..15]
- /HC12.RESET

Logic
Logic.Sch

- RAM.WRITE
- E
- R/W
- /XFLASH.CS
- TDI
- TMS
- TCK
- A[0..13]
- XA[14..19]
- TDO
- RAM.CS
- /RAM.OE
- /MOD.WE
- /MOD.OE
- 16MHZ
- MOD.R/W
- MOD.E
- /MOD0.CS
- /MOD1.CS
- F.LOW.ADDR.LATCH
- F.HIGH.ADDR.LATCH
- /RAM1.CS
- EDELAY.LATCH
- E
- IAD[0..15]
- MOD.AD[0..7]

RAM
RAM.sch

- IAD[0..15]
- R/W
- XA[14..19]
- /RAM.OE
- /LSTRB
- /RAM1.CS
- E
- RAM.WRITE
- AD[0..15]
- RAM.CS
- EDELAY.LATCH
- A[0..13]
- D[0..15]
- E

XFlash

XFlash.Sch

- A[0..13]
- MOD.AD[0..7]
- F.LOW.ADDR.LATCH
- F.HIGH.ADDR.LATCH
- FLASH.A[0..18]
- /MOD.WE
- /MOD.OE
- /XFLASH.CS

Serial_Reset_RTC


Serial_Reset_RTC.Sch

- /TXD1
- /RXD2
- XCV1+
- XCV1-
- /RXD1
- /TXD2
- /HC12.RESET
- /RESET
- VBAT
- MISO0
- SCK0_MASTER2
- AN[0..15]
- PS3.TXD1
- PS2.RXD1
- PS1.TXD0
- PS0.RXD0
- RS485.XMIT1
- RS485.XMIT2
- XCV2+
- XCV2-
- RTC_CS_CLEANUP
- MOSI0_SUPPRESS.BOOT.V

Headers
Headers.Sch


- MOD_AD[0..7]
- AN[0..15]
- /MOD1.CS
- MISO0
- /RESET
- /MOD.WE
- /MOD.OE
- MOD.R/W
- MOD.E
- /IRQ
- FLASH.A8
- FLASH.A9
- 16MHZ
- V+RAW
- PP[0..7]
- PT[0..7]
- SDA.I2C
- SCL.I2C
- V+RAW
- PM[0..7]
- TMS
- TCK
- TDO
- TDI
- V+RAW
- /TXD1
- /TXD2
- XCV1-
- /RXD1
- XCV1+
- /RXD2
- XCV2-
- XCV2+
- /XIRQ
- /SS1
- SCK1
- MOSI1
- MISO1
- /SS2
- SCK2
- MOSI2
- MISO2
- MODC_BGND
- MODB
- E
- MODA
- /RESET
- MISO0
- /MOD.WE
- MOD.R/W
- FLASH.A8
- 16MHZ
- /MOD0.CS
- /RESET
- /MOD.OE
- MOD.E
- /IRQ
- FLASH.A9
- /MOD1.CS
- VBAT
- SCK0_MASTER2
- MOSI0_SUPPRESS.BOOT.V
- SCK0_MASTER2
- MOSI0_SUPPRESS.BOOT.V

Title		Schematic Overview	
Project		PDQ Board	
Size: A	Designer	Rev: 3.0	
		Michael Dorman	
File: HCS12.prj			
Sheet 1 of 1	Date: 13-Feb-2007	15:32:52	Mosaic Industries



Title		External Flash	
Project		PDQ Board	
Size: A	Designer	Rev: 3.0	
File: XFlash.Sch		Michael Dorman	
Sheet 4 of 6	Date: 13-Feb-2007	15:32:53	





Serial2 can be used as RTS/CTS handshake for Serial1 port:
connect /TXD2 to /RTS1, connect /RxD2 to /CTS1.

Install 1k for RS485 Bias Termination

RS485 Termination Options:-11. Typical configuration has no RS485-1 Termination jumpers installed (no RS485-1 Termination; this board is not at one-1 of end of an RS485 system).-12. Install the Resistive RS485 Termination-1 Jumpers for standard termination (assume-1 that the other end is terminated with the-1 same resistance).-13. Install the RC RS485 Termination Jumper-1 for low power applications.-14. Install the Bias Termination Resistors to-1 assure valid idle level (enhances noise-1 immunity when the transceiver is not active).-1 Typically used with resistive termination.-1

Enclose crystal, X1, X2-1in grounded guard ring.
C66 (6pF)
X1 32.768KHz, 6pF
X2 5

Default (jumper not installed): -1
This board is Master of SPI#1-1If jumper is installed: -1 This board is Master of SPI#2-1 on SPI Header.

Shorten footprint pads: should be only 10 mils longer than lead.

Title		Serial Comm, Reset, & Realtime Clock	
Project		PDO Board	
Size:	A	Designer	Michael Dorman
File:	Serial_Reset_RTC.Sch	Rev:	3.0
Sheet 5	of 6	Date:	13-Feb-2007 15:52:54



