

Appendix F

Onboard Octal 12 Bit A/D Data Sheet

The following data sheet describes the operation of Linear Technology's LTC1290 8 channel analog to digital converter with 12 bit resolution. For an explanation of how to use the A/D, consult Chapter 6 in this manual.



LTC1290

Single Chip 12-Bit Data Acquisition System

FEATURES

- Software Programmable Features
 - Unipolar/Bipolar Conversion
 - 4 Differential/8 Single Ended Inputs
 - MSB or LSB First Data Sequence
 - Variable Data Word Length
 - Power Shutdown
- Built-In Sample and Hold
- Single Supply 5V or $\pm 5V$ Operation
- Direct 4 Wire Interface to Most MPU Serial Ports and all MPU Parallel Ports
- 50kHz Maximum Throughput Rate

DESCRIPTION

The LTC1290 is a data acquisition component which contains a serial I/O successive approximation A/D converter. It uses LTCMOS™ switched capacitor technology to perform either 12-bit unipolar, or 11-bit plus sign bipolar A/D conversions. The 8-channel input multiplexer can be configured for either single ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single ended input channels. When the LTC1290 is idle it can be powered down in applications where low power consumption is desired.


The serial I/O is designed to be compatible with industry standard full duplex serial interfaces. It allows either MSB or LSB first data and automatically provides 2's complement output coding in the bipolar mode. The output data word can be programmed for a length of 8, 12 or 16-bits. This allows easy interface to shift registers and a variety of processors.

KEY SPECIFICATIONS

- Resolution 12 Bits
- Fast Conversion Time 13 μ s Max. Over Temp.
- Low Supply Current 6.0mA

LTCMOS is a trademark of Linear Technology Corporation.


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

- Supply Voltage (V_{CC}) to GND or V⁻ 12V
- Negative Supply Voltage (V⁻) -6V to GND
- Voltage
- Analog and Reference Inputs ..(V⁻) - 0.3V to V_{CC} + 0.3V
- Digital Inputs -0.3V to 12V
- Digital Outputs -0.3V to V_{CC} + 0.3V
- Power Dissipation 500mW
- Operating Temperature Range
- LTC1290BC, LTC1290CC, LTC1290DC 0°C to 70°C
- LTC1290BI, LTC1290CI, LTC1290DI -40°C to 85°C
- LTC1290BM, LTC1290CM, LTC1290DM -55°C to 125°C
- Storage Temperature Range -65°C to 150°C
- Lead Temperature (Soldering, 10 sec.) 300°C

PACKAGE/ORDER INFORMATION



| ORDER PART NUMBER |
|-------------------|
| LTC1290BMJ |
| LTC1290CMJ |
| LTC1290DMJ |
| LTC1290BLJ |
| LTC1290CLJ |
| LTC1290DLJ |
| LTC1290BCJ |
| LTC1290CCJ |
| LTC1290DCJ |

CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

| PARAMETER | CONDITIONS | LTC1290B | LTC1290C | LTC1290D | UNITS |
|--|------------------|---|----------|----------|-------|
| Offset Error | (Note 4) | MIN | TYP | MAX | LSB |
| Linearity Error (INL) | (Notes 4 and 5) | MIN | TYP | MAX | LSB |
| Gain Error | (Note 4) | MIN | TYP | MAX | LSB |
| Minimum Resolution for Which No Missing Codes are Guaranteed | | MIN | TYP | MAX | Bits |
| Analog and REF Input Range | (Note 7) | (V ⁻) - 0.05V to V _{CC} + 0.05V (V ⁻) - 0.05V to V _{CC} + 0.05V | | | V |
| On Channel Leakage Current (Note 8) | On Channel = 5V | MIN | TYP | MAX | µA |
| | Off Channel = 0V | MIN | TYP | MAX | µA |
| | On Channel = 5V | MIN | TYP | MAX | µA |
| | Off Channel = 0V | MIN | TYP | MAX | µA |
| | On Channel = 5V | MIN | TYP | MAX | µA |
| | Off Channel = 0V | MIN | TYP | MAX | µA |

AC CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------|--|---------------------------------|-------------------|-----|-----|-------|
| f _{SCLK} | Shift Clock Frequency | V _{CC} = 5V (Note 6) | 0 | 2.0 | 2.0 | MHz |
| f _{ACLK} | A/D Clock Frequency | V _{CC} = 5V (Note 6) | (Note 10) | 4.0 | 4.0 | MHz |
| t _{DC} | Delay Time from CS ₁ to D _{OUT} Data Valid | (Note 9) | | | | ns |
| t _{SWP} | Analog Input Sample Time | See Operating Sequence | | | | ns |
| t _{CONV} | Conversion Time | See Operating Sequence | | | | ns |
| t _{TC} | Total Cycle Time | See Operating Sequence (Note 6) | 12 SCLK + 58 ACLK | | | ns |
| t _{DD} | Delay Time, SCLK 1 to D _{OUT} Data Valid | See Test Circuits | | 130 | 220 | ns |
| t _{DL} | Delay Time, CS ₁ to D _{OUT} Hi-Z | See Test Circuits | | 70 | 100 | ns |
| t _{DL} | Delay Time, 2nd ACLK 1 to D _{OUT} Enabled | See Test Circuits | | 130 | 200 | ns |
| t _{HS} | Hold Time, CS After Last SCLK 1 | V _{CC} = 5V (Note 6) | 0 | | | ns |
| t _{HS} | Hold Time, D _{OUT} After SCLK 1 | V _{CC} = 5V (Note 6) | 50 | | | ns |
| t _{DOF} | Time Output Data Remains Valid After SCLK 1 | See Test Circuits | | 50 | | ns |
| t _{DRF} | D _{OUT} Rise Time | See Test Circuits | | 65 | 130 | ns |
| t _{DF} | Setup Time, D _{OUT} Stable Before SCLK 1 | See Test Circuits | | 25 | 50 | ns |
| t _{WCS} | Setup Time, CS 1 Before Clamping in First Address Bit | (Note 6 and 9) | | 50 | | ns |
| t _{WCS} | CS High Time During Conversion | V _{CC} = 5V (Note 6) | | 52 | | ns |
| C _{IN} | Input Capacitance | Analog Inputs On Channel | | 100 | | pF |
| | | Off Channel | | 5 | | pF |
| | | Digital Inputs | | 5 | | pF |

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to ground with DGND, AGND, and REF⁻ wired together (unless otherwise noted).

Note 3: V_{CC} = 5V, V_{REF} + = 5V, V_{REF} - = 0V, V⁻ = 0V for unipolar mode and -5V for bipolar mode. ACLK = 4.0MHz unless otherwise specified. The \bullet indicates Specs which apply over the full operating temperature range, all other limits and typicals T_A = 25°C.

Note 4: These Specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span (2V_{REF}) divided by 4096. For example, when V_{REF} = 5V, 1LSB (bipolar) = 250V/4096 = 2.44mV.

Note 5: Integral non-linearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 6: Recommended operating conditions.

Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below V⁻ or one diode drop above V_{CC}. Be careful during testing at low V_{CC}.

Note 8: Channel leakage current is measured after the channel selection.

Note 9: To minimize errors caused by noise at the chip select input, the internal circuitry waits for two ACLK falling edges after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock an address in or data out until the minimum chip select setup time has elapsed.

Note 10: Increased leakage currents at elevated temperatures cause the SH to droop, therefore it's recommended that f_{ACLK} ≥ 500kHz at 125°C, f_{ACLK} ≥ 125kHz at 85°C, and f_{ACLK} ≥ 15kHz at 25°C.




DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)


| SYMBOL | PARAMETER | CONDITIONS | LTC1290B | | LTC1290C | | UNITS |
|--------------|---------------------------|--|----------|------|----------|-----|---------|
| | | | MIN | TYP | MAX | TYP | |
| V_{IH} | High Level Input Voltage | $V_{CC} = 5.25V$ | 2.0 | | | | V |
| V_{IL} | Low Level Input Voltage | $V_{CC} = 4.75V$ | | 0.8 | | | V |
| I_{IH} | High Level Input Current | $V_{IN} = V_{CC}$ | | 2.5 | | | μA |
| I_{IL} | Low Level Input Current | $V_{IN} = 0V$ | | -2.5 | | | μA |
| V_{OH} | High Level Output Voltage | $V_{CC} = 4.75V, I_O = 10\mu A$ $I_O = 360\mu A$ | 2.4 | 4.7 | | | V |
| V_{OL} | Low Level Output Voltage | $V_{CC} = 4.75V, I_O = 1.6mA$ | | 4.0 | | | V |
| I_{OZ} | Hi-Z Output Leakage | $V_{OUT} = V_{CC}, CS \text{ High}$ $V_{OUT} = 0V, CS \text{ High}$ | | 3 | | | μA |
| I_{SOURCE} | Output Source Current | $V_{OUT} = 0V$ | | -20 | | | mA |
| I_{SINK} | Output Sink Current | $V_{OUT} = V_{CC}$ | | 20 | | | mA |
| I_{CC} | Positive Supply Current | $CS \text{ High}$ | | 6 | | | mA |
| | Reference Current | $CS \text{ High, Power Shutdown}$ | | 5 | | | μA |
| I_{REF} | Negative Supply Current | $V_{REF} = 5V$ | | 10 | | | μA |
| I^- | | $CS \text{ High}$ | | 1 | | | μA |

TEST CIRCUITS


On and Off Channel Leakage Current




Voltage Waveforms for DOUT Delay Time, t_{D00}




Voltage Waveform for DOUT Rise and Fall Times, t_r, t_f



Load Circuit for I_{DS} and I_{DN}




Load Circuit for t_{D00}, t_r and t_f



TEST CIRCUITS

Voltage Waveforms for I_{EN} and I_{DIS}



NOTE 1. WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL.
NOTE 2. WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.

PIN FUNCTIONS

| # | PIN | FUNCTION | DESCRIPTION |
|--------|-------------|----------------------|---|
| 1-8 | CHD-CH7 | Analog Inputs | The analog inputs must be free of noise with respect to AGND. The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane. |
| 9 | COM | Common | This is the ground for the internal logic. Tie to the ground plane. |
| 10 | DGND | Digital Ground | AGND should be tied directly to the analog ground plane. |
| 11 | AGND | Analog Ground | The reference inputs must be kept free of noise with respect to AGND. |
| 12 | V- | Negative Supply | A logic low on this input enables data transfer. |
| 13, 14 | REF+ - REF- | Reference Input | The A/D conversion result is shifted out of this output. |
| 15 | CS | Chip Select Input | This clock synchronizes the serial data transfer. |
| 16 | DOUT | Digital Data Output | This clock synchronizes the A/D conversion process. |
| 17 | DIN | Data Input | This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |
| 18 | SCLK | Shift Clock | |
| 19 | ACLK | A/D Conversion Clock | |
| 20 | VCC | Positive Supply | |

LTC1290

TYPICAL PERFORMANCE CHARACTERISTICS

Maximum Filter Resistor vs Cycle Time

Sample and Hold Acquisition Time vs Source Resistance

Headadjusted Offset Voltage vs Input Common Mode

Supply Current (Power Shutdown) vs Temperature


LTC1290

TYPICAL PERFORMANCE CHARACTERISTICS


Maximum Filter Resistor vs Cycle Time

Sample and Hold Acquisition Time vs Source Resistance

Supply Current (Power Shutdown) vs Temperature



MAXIMUM ACLK FREQUENCY REPRESENTS THE ACLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 4MHz VALUE IS FIRST DETECTED



APPLICATIONS INFORMATION


The LTC1290 is a data acquisition component which contains the following functional blocks:

1. 12-bit successive approximation capacitive A/D converter
2. Analog multiplexer (MUX)
3. Sample and hold (SH)
4. Synchronous, full duplex serial interface
5. Control and timing logic

DIGITAL CONSIDERATIONS


Serial Interface

The LTC1290 communicates with microprocessors and other external circuitry via a synchronous, full duplex, four wire serial interface (see Operating Sequence). The shift clock (SCLK) synchronizes the data transfer with each bit being transmitted on the falling SCLK edge and captured on the rising SCLK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex).



APPLICATIONS INFORMATION


Data transfer is initiated by a falling chip select (CS) signal. After the falling CS is recognized, an 8-bit input word is shifted into the D_{IN} input which configures the LTC1290 for the next conversion. Simultaneously, the result of the previous conversion is output on the D_{OUT} line. At the end of the data exchange the requested conversion begins and CS should be brought high. After t_{CONV}, the conversion is complete and the results will be available on the next data transfer cycle. As shown below, the result of a conversion is delayed by one CS cycle from the input word requesting it.



Input Data Word

The LTC1290 eight bit data word is clocked into the D_{IN} input on the first eight rising SCLK edges after chip select is

recognized. Further inputs on the D_{IN} pin are then ignored until the next CS cycle. The eight bits of the input word are defined as follows:



MUX Address


The first four bits of the input word assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following table. Note that in differential mode (SGL/DIFF = 0) measurements are limited to four adjacent input pairs with either polarity. In single ended mode, all input channels are measured with respect to COM.

APPLICATIONS INFORMATION


Table 1. Multiplexer Channel Selection

| MUX ADDRESS | | | | DIFFERENTIAL CHANNEL SELECTION | | | | | | | | SINGLE ENDED CHANNEL SELECTION | | | | | | | | |
|-------------|----------|--------|--------|--------------------------------|---|---|---|---|---|---|---|--------------------------------|---|---|---|---|---|---|---|-----|
| SGL/DIFF | ODD/EVEN | SELECT | SELECT | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | COM |
| 0 | 0 | 0 | 0 | + | - | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 0 | 0 | 0 | 1 | + | - | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 0 | 0 | 1 | 0 | + | - | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 0 | 0 | 1 | 1 | + | - | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 0 | 0 | 0 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 0 | 0 | 1 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 0 | 1 | 0 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 0 | 1 | 1 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 1 | 0 | 0 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 1 | 0 | 1 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 1 | 1 | 0 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |
| 1 | 1 | 1 | 1 | - | + | - | - | - | - | - | - | + | + | + | + | + | + | + | + | - |


4 Differential



8 Single Ended



Combinations of Differential and Single Ended




Changing the MUX Assignment "On the Fly"



Figure 1. Examples of Multiplexer Options on the LTC1290

Operating Sequence
(Example: Differential Inputs (CH3-CH2), Bipolar, MSB First and 12-Bit Word Length)




APPLICATIONS INFORMATION

Unipolar/Bipolar (UNI)

The fifth input bit (UNI) determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected input voltage. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below.

Unipolar Transfer Curve (UNI = 1)




Unipolar Output Code (UNI = 1)

| OUTPUT CODE | INPUT VOLTAGE (V _{REF} = 5V) | INPUT VOLTAGE (V _{REF} = 5V) |
|--------------|--|--|
| 111111111111 | V _{REF} - 1LSB | 4.9988V |
| 111111111110 | V _{REF} - 2LSB | 4.9976V |
| ••••• | ••••• | ••••• |
| 000000000001 | 1LSB | 0.0012V |
| 000000000000 | 0V | 0V |

Bipolar Output Code (UNI = 0)

| OUTPUT CODE | INPUT VOLTAGE (V _{REF} = 5V) | INPUT VOLTAGE (V _{REF} = 5V) |
|--------------|--|--|
| 011111111111 | V _{REF} - 1LSB | 4.9976V |
| 011111111110 | V _{REF} - 2LSB | 4.9951V |
| ••••• | ••••• | ••••• |
| 000000000001 | 1LSB | 0.0024V |
| 000000000000 | 0V | 0V |
| 111111111111 | -1LSB | -0.0024V |
| 111111111110 | -2LSB | -0.0048V |
| ••••• | ••••• | ••••• |
| 100000000001 | -(V _{REF}) + 1LSB | -4.9976V |
| 100000000000 | -(V _{REF}) | -5.0000V |

Bipolar Transfer Curve (UNI = 0)



APPLICATIONS INFORMATION

MSB First/LSB First Format (MSBF)

The output data of the LTC1290 is programmed for MSB first or LSB first sequence using the MSBF bit. For MSBF first output data the input word clocked to the LTC1290 should always contain a logical one in the sixth bit location (MSBF bit). Likewise for LSB first output data the input word clocked to the LTC1290 should always contain a zero in the MSBF bit location. The MSBF bit affects only the order of the output data word. The order of the input word is unaffected by this bit.

| MSBF | OUTPUT FORMAT |
|------|---------------|
| 0 | LSB First |
| 1 | MSB First |

Word Length (WL1, WL0) and Power Shutdown


The last two bits of the input word (WL1 and WL0) program the output data word length and the power shutdown feature of the LTC1290. Word lengths of 8, 12 or 16-bits can be selected according to the following table. The WL1 and WL0 bits in a given D_{IN} word control the length of the present, not the next, D_{OUT} word. WL1 and WL0 are never "don't cares", and must be set for the correct D_{OUT} word length even when a "dummy" D_{IN} word is sent. On any

| WL1 | WL0 | OUTPUT WORD LENGTH |
|-----|-----|--------------------|
| 0 | 0 | 8-Bits |
| 0 | 1 | Power Shutdown |
| 1 | 0 | 12-Bits |
| 1 | 1 | 16-Bits |


Deglitcher

A deglitching circuit has been added to the Chip Select input of the LTC1290 to minimize the effects of errors caused by noise on that input. This circuit ignores changes in state on the CS input that are shorter in duration than one ACLK cycle. After a change of state on the CS input, the LTC1290 waits for two falling edges of the ACLK before recognizing a valid chip select. One indication of CS recognition is the D_{OUT} line becoming active (leaving the Hi-Z state). Note that the deglitching applies to both the rising and falling CS edges.

Low CS Recognized Internally




High CS Recognized Internally




APPLICATIONS INFORMATION


8-Bit Word Length



12-Bit Word Length



16-Bit Word Length



*IN UNIPOLAR MODE, THESE BITS ARE FILLED WITH ZEROS IN BIPOLAR MODE, THE SIGN BIT IS EXTENDED INTO THESE LOCATIONS

Figure 2. Data Output (Dout) Timing with Different Word Lengths



APPLICATIONS INFORMATION

CS Low During Conversion

In the normal mode of operation, CS is brought high during the conversion time. The serial port ignores any SCLK activity while CS is high. The LTC1290 will also operate with CS low during the conversion. In this mode, SCLK must remain low during the conversion as shown in the following figure. After the conversion is complete, the Dout line will become active with the first output bit. Then the data transfer can begin as normal.




Figure 3. CS High During Conversion




Figure 4. CS Low During Conversion



APPLICATIONS INFORMATION

supply should also be kept to a minimum and the V_{CC} supply should have a low output impedance such as that obtained from a voltage regulator (e.g. LT323A). Figures 7 and 8 show the effects of good and poor V_{CC} bypassing.




Figure 7. Poor V_{CC} Bypassing, Noise and Ripple Can Cause A/D Errors



Figure 8. Good V_{CC} Bypassing Keeps Noise and Ripple on V_{CC} Below 1mV

3. Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1290 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

Source Resistance

The analog inputs of the LTC1290 look like a 100pF capacitor (C_{IN}) in series with a 5000 resistor (R_{ON}) as shown in Figure 9. C_{IN} gets switched between the selected “+” and “-” inputs once during each conversion cycle. Large external source resistors and capacitances will slow the set-

tling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allowed time.

“+” Input Settling

This input capacitor is switched onto the “+” input during the sample phase (t_{SMP}, see Figure 10). The sample phase starts at the 4th SCLK cycle and lasts until the falling edge of the last SCLK (the 8th, 12th or 16th SCLK cycle depending on the selected word length). The voltage on the “+” input must settle completely within this sample time. Minimizing $R_{SOURCE+}$ and $C1$ will improve the input settling time. If large “+” input source resistance must be used, the sample time can be increased by using a slower SCLK frequency or selecting a longer word length. With the minimum possible sample time of 2µs, $R_{SOURCE+} < 1k$ and $C1 < 20pF$ will provide adequate settling.

“-” Input Settling

At the end of the sample phase the input capacitor switches to the “-” input and the conversion starts (see Figure 10). During the conversion, the “+” input voltage is effectively “held” by the sample and hold and will not affect the conversion result. However, it is critical that the “-” input voltage be free of noise and settle completely during the first four ACLK cycles of the conversion time. Minimizing $R_{SOURCE-}$ and $C2$ will improve settling time. If large “-” input source resistance must be used, the time allowed for settling can be extended by using a slower ACLK frequency. At the maximum ACLK rate of 4MHz, $R_{SOURCE-} < 2500$ and $C2 < 20pF$ will provide adequate settling.




Figure 9. Analog Input Equivalent Circuit

APPLICATIONS INFORMATION

Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 10). Again, the “+” and “-” input sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle well even with the minimum settling windows of 2µs (“+” input) and 1µs (“-” input) which occur at the maximum clock rates (ACLK = 4MHz and SCLK = 2MHz). Figures 11 and 12 show examples of adequate and poor op amp settling.




Figure 11. Adequate Settling of Op Amps Driving Analog Input



Figure 12. Poor Op Amp Settling Can Cause A/D Errors

RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 13. For large values of C_f (e.g., 1µF), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately $I_{DC} = 100pF \times V_{IN}/C_{IN}$ and is roughly proportional to V_{IN} . When running at the minimum cycle time of 20µs, the input current equals 25µA at $V_{IN} = 5V$. In this case, a filter resistor of 50Ω will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time as shown in the typical curve of Maximum Filter Resistor vs Cycle Time.




Figure 13. RC Input Filtering




Figure 10. “+” and “-” Input Settling Windows

LTC1290

APPLICATIONS INFORMATION

Input Leakage Current

Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of μA (at 125°C) flowing through a source resistance of 1k Ω will cause a voltage drop of 1mV or 0.8LSB. This error will be much reduced at lower temperatures because leakage drops rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

Noise Coupling into Inputs

High source resistance input signals (>500 Ω) are more sensitive to coupling from external sources. It is preferable to use channels near the center of the package (i.e., CH2-CH7) for signals which have the highest output resistance because they are essentially shielded by the pins on the package ends (DGND and CH0). Grounding any unused inputs (especially the end pin, CH0) will also reduce outside coupling into high source resistances.

4. Sample and Hold

Single Ended Inputs

The LTC1290 provides a built-in sample and hold (S&H) function for all signals acquired in the single ended mode (COM pin grounded). This sample and hold allows the LTC1290 to convert rapidly varying signals (see typical curve of S&H Acquisition Time vs Source Resistance). The input voltage is sampled during the $t_{\text{S\&H}}$ time as shown in Figure 10. The sampling interval begins after the fourth MUX address bit is shifted in and continues during the remainder of the data transfer. On the falling edge of the final SCLK, the S&H goes into hold mode and the conversion begins. The voltage will be held on either the 8th, 12th or 16th falling edge of the SCLK depending on the word length selected.

Differential Inputs

With differential inputs or when the COM pin is not tied to ground, the A/D no longer converts just a single voltage but rather the difference between two voltages. In these cases, the voltage on the selected " + " input is still sam-

pled and held and therefore may be rapidly time varying just as in single ended mode. However, the voltage on the selected " - " input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 52 ACLK cycles. Therefore, a change in the " - " input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the " - " input this error would be:

$$V_{\text{ERROR (MAX)}} = V_{\text{PEAK}} \times 2 \times \pi \times f \left(\frac{t_{\text{CONV}}}{52} \right) \times 52 / f_{\text{CLK}}$$

Where f (" - ") is the frequency of the " - " input voltage, V_{PEAK} is its peak amplitude and f_{CLK} is the frequency of the ACLK. In most cases V_{ERROR} will not be significant. For a 60Hz signal on the " - " input to generate a 1/4LSB error (300 μV) with the converter running at $f_{\text{CLK}} = 4\text{MHz}$, its peak value would have to be 61mV.

5. Reference Inputs

The voltage between the reference inputs of the LTC1290 defines the voltage span of the A/D converter. The reference inputs will have transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 14). During each bit test of the conversion (every 4 ACLK cycles), a capacitive current spike will be generated on the reference pins by the A/D. These current spikes settle quickly and do not cause a problem. However, if slow settling circuitry is used to drive the reference inputs, care must be taken to insure that transients caused by these current spikes settle completely during each bit test of the conversion.




Figure 14. Reference Input Equivalent Circuit

APPLICATIONS INFORMATION

When driving the reference inputs, two things should be kept in mind:

1. Transients on the reference inputs caused by the capacitive switching currents must settle completely during each bit test (each 4 ACLK cycles). Figures 15 and 16 show examples of both adequate and poor settling. Using a slower ACLK will allow more time for the reference to settle. However, even at the maximum ACLK rate of 4MHz most references and op amps can be made to settle within the μs bit time. For example the LT1027 will settle adequately or with a 10 μF bypass capacitor at REF+ the LT1021 can also be used.

2. It is recommended that the REF- input be tied directly to the analog ground plane. If REF- is biased at a voltage other than ground, the voltage must not change during a conversion cycle. This voltage must also be free of noise and ripple with respect to analog ground.




Figure 15. Adequate Reference Settling



Figure 16. Poor Reference Settling Can Cause A/D Errors

LTC1290

6. Reduced Reference Operation

The effective resolution of the LTC1290 can be increased by reducing the input span of the converter. The LTC1290 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Linearity and Gain Error vs Reference Voltage). However, care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low V_{REF} values.

1. Offset
2. Noise

Offset with Reduced V_{REF}

The offset of the LTC1290 has a larger effect on the output code when the A/D is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V_{OS} . For example, a V_{OS} of 0.1mV which is 0.1LSB with a 5V reference becomes 0.4LSB with a 1.25V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the " - " input to the LTC1290.

Noise with Reduced V_{REF}

The total input referred noise of the LTC1290 can be reduced to approximately 200 μV peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Noise Error vs Reference Voltage shows the LSB contribution of this 200 μV of noise.

For operation with a 5V reference, the 200 μV noise is only 0.16LSB peak-to-peak. In this case, the LTC1290 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter



APPLICATIONS INFORMATION

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$N = (\text{SNR} - 1.76\text{dB})/6.02$$

This is the so-called effective number of bits (ENOB). For the example shown in Figures 17A and 17B, $N = 11.9$ bits and 11.8 bits, respectively. Figure 19 shows a plot of ENOB as a function of input frequency. The curve shows the A/D's ENOB remain in the range of 11.9 to 11.8 for input frequencies up to $F_s/2$.

Figure 19 shows an FFT plot of the output spectrum for two tones applied to the input of the A/D. Non-linearities in the A/D will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as inter-modulation distortion (IMD).

8. Overvoltage Protection

Applying signals to the analog MUX that exceed the positive or negative supply of the device will degrade the

(SNR) and the "effective number of bits (ENOB)." SNR is defined as the ratio of the RMS magnitude of the fundamental to the RMS magnitude of all the nonfundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical minimum SNR for a sine wave input is given by

$$\text{SNR} = (6.02N + 1.76\text{dB})$$

where N is the number of bits. Thus the SNR is a function of the resolution of the A/D. For an ideal 12-bit A/D the SNR is equal to 74dB. A Fast Fourier Transform (FFT) plot of the output spectrum of the LTC1290 is shown in Figures 17A and 17B. The input (F_{IN}) frequencies are 1kHz and 25kHz with the sampling frequency (F_s) at 50.6kHz. The SNR obtained from the plot are 73.25dB and 72.54dB.

APPLICATIONS INFORMATION

in the output code. For example, with a 1.25V reference, this same 200 μ V noise is 0.64LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. In this case averaging readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} , V_{IN} or V^-) will add to the internal noise. The lower the reference voltage to be used, the more critical it becomes to have a clean, noise-free setup.

7. LTC1290 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/D's in digital signal processing applications are the Signal-to-Noise Ratio




Figure 17A. LTC1290 FFT Plot




Figure 17B. LTC1290 FFT Plot




Figure 18. LTC1290 ENOB vs Input Frequency




Figure 19. LTC1290 FFT Plot

accuracy of the A/D. Should the signal exceed a diode drop (0.6V) from either supply, permanent damage could be done to the device. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp the input signals. Such a circuit is shown in Figure 20.

Overvoltage conditions could occur when power is first applied to the device. For single supply operation (i.e. unipolar mode), V_{CC} should be turned on first, then REF^+ , if they are not tied together. If this condition cannot be met, connecting a Schottky diode from REF^+ to V_{CC} is recommended (see Figure 21). For dual supplies (bipolar mode) V^- should be turned on first followed by V_{CC} and then REF^+ . A Schottky diode from V_{CC} to the ground plane is recommended to prevent the V_{CC} pin from going below ground during the time interval when V^- has first been applied and V_{CC} is floating (see Figure 22).

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device V_{CC} without any damage occurring.