

Summary

The following explains what an I²C bus protocol is. Included is the software program showing how the I²C bus communicates with a Signetics PCR8573 clock/calendar chip.

Description

The I²C bus protocol is a two-way, two-wire communication format used by the 8088 microcontroller family and many peripheral devices. One of the two lines (the SDA line) is a bi-directional serial data line and the other line (the SCL line) is a master controlled clock line. It is usually necessary to pull both lines high with resistors. A start signal (a falling SDA edge while SCL is high) initiates the serial data transmission, and after each transmission of eight bits the receiver sends an acknowledge bit to the transmitter. The stop signal is a rising edge of SDA while SCL is high. In general the first byte after the start signal is the slave address of the device being accessed by the master. The second word is either a mode word that comprises an instruction, or a data byte from a slave device. Subsequent words are data bytes.

The following application uses pins PA6 and PA7 of Port A on the QED board as I²C bus masters to communicate with a Signetics PCF8573 clock/calendar chip. Several important operations include reading and writing the clock/calendar's time and alarm registers, and setting and resetting various flags. High level routines such as RESET.CLOCK which sets the clock's time, and MINUTE.ALARM which sets the clock/calendar's COMP flag after a minute has elapsed, demonstrate useful functions that make use of lower level driver routines that send and receive bytes and acknowledge signals. Many of the driver routines, such as GET.WORD, SEND.WORD, and INIT.COM can be used in communicating with any device that employs the I²C protocol.

IEX	
0000 4 DP X!	\ Set 32K definitions area on page 4
0000 5 NP X!	\setminus Set 32K name area on page 5.
3000 F VP X! 4000 F 7FFF F IS.HEAP	∖ 4K variable area on page 15. ∖ 16K heap on page 15.
	(Tok heap on page 15.
ANEW I 2CDRI VER	
3 WIDTH !	
) TRACE !	
IEX DOBO CONSTANT SDA MASK	\setminus P7 will be the data line. SET.BITS and
JOOD CONSTANT SDA. MASK	\setminus CLEAR BITS only use lower byte, but routines
	\ like GET. ACKNOWLEDGE do an AND followed
	\setminus by a BOOLEAN, so the high byte has to be OO.
0040 CONSTANT SCL. MASK	\ P6 will be the clock line.
20RIA 2CONSTANT 12CPU	ORT \ PORTA will be the I2C port. I2CPORT.DIRECTION \ PORTA.DIRECTION will be dir. addr.
CONSTANT NOERROR	No error flag signal.
1 CONSTANT ISERROR	$\$ Error flag signal.

ľC	Bus
----	-----

: MASTER.QUIET.CONFIG ()\ Configures SDA and SCL as high master outputs. SDA.MAŠK I2CPORT.DIRECTION SET.BITS \ Config.SDA as output. SCL.MASK I2CPORT.DIRECTION SET.BITS \ Config.SCL as output. SDA.MASK I2CPORT SET.BITS \ Set data line high. SCL.MASK I2CPORT SET.BITS \ Set clock line high. ;
: SEND.BIT (bit) BOOLEAN IF
SDA. MASK I2CPORT SET. BITS \Set SDA high if bit was high. ELSE
SDA. MASK I2CPORT CLEAR. BITS \ Else set SDA low. ENDIF
SCL. MASK I2CPORT SET. BITS SCL. MASK I2CPORT CLEAR. BITS ;
<pre>1 CONSTANT LSB. MASK : READ. BIT ([0 OR 1]) \ Master, in receiver mode, reads a bit from</pre>
: SEND. ACKNOWLEDGE () \ Causes master to send out acknowlege pulse. \ SDA remains an input (for master) at finish \ and SCL is low.
SDA. MASK I2CPORTCLEAR. BITS SDA. MASK I2CPORT. DIRECTION SDA. MASK I2CPORT\ Send out low acknowledge pulse. \ Config. SDA as output.SDA. MASK I2CPORTCLEAR. BITS SCL. MASK I2CPORT\ Send out low acknowledge pulse. \ Send out low acknowledge pulse. \ Pulse clock on.SCL. MASK I2CPORTCLEAR. BITS SDA. MASK I2CPORT\ Reminder:SCL. MASK I2CPORTCLEAR. BITS SDA. MASK I2CPORT\ Reminder:SCL. MASK I2CPORTCLEAR. BITS SDA. MASK I2CPORT\ Reminder:SCL. MASK I2CPORTCLEAR. BITS STA. BITS\ Reminder:SCL. MASK I2CPORTCLEAR. BITS STA. MASK I2CPORT\ Reminder:SCL. MASK I2CPORTCLEAR. BITS STA. BITS\ Reset SDA to high.
SDA. MASK I 2CPORT. DI RECTI ON CLEAR. BITS \ Reconfig. SDA as input.
: GET. ACKNOWLEDGE (flag) \ Retrieves ack. signal from slave receiver. \ SDA is high output at finish, SCL is low. SDA. MASK I2CPORT SET. BITS \ SDA goes high. SDA. MASK I2CPORT. DIRECTION CLEAR. BITS \ Config. SDA as input. \ SDA should emerge high when reconfig'd \ as an output at finish.
SCL. MASK I2CPORTSET. BITSYul se clock on.I2CPORTC@\ Fetch the byte on the port.SDA. MASK AND\ Isolate the bit of interest (the SDA bit).BOOLEAN\ convert value to flag and leave on stack.SCL. MASK I2CPORTCLEAR. BITSCLEAR. BITS\ Turn clock off.
SDA. MASK I2CPORT. DIRECTION SET. BITS \ Config. SDA as output.

SEND.WORD (word error)	 Configures SDA and SCL as outputs and sends an 8 bit word and gets and returns the ackn signal. At finish, SCL is low and SDA is high output.
LOCALS{ &word } SCL. MASK I 2CPORT CLEAR. BITS SDA. MASK I 2CPORT. DI RECTI ON BYTE. LENGTH EOD	<pre></pre>
LSB. MASK AND SEND. BIT	E \ Shift right by I bits, so MSB goes out \ first. \ Get the bit to send.
NEXT GET. ACKNOWLEDGE (flag)
\ Cor \ and	ag is order to send acknowledge) ifigures SDA as input and SCL as output i pulls in a word from the slave xmtr. aves master config'd as (i/p) receiver.
LOCALS{ &ack.flag &word } SCL. MASK I2CPORT CLEAR.BITS SDA. MASK I2CPORT.DIRECTION 0 TO &word BYTE.LENGTH FOR	<pre>\ Activate clock (set low). CLEAR.BITS \ Configure SDA as input. \ Initialize &word to 0.</pre>
READ. BIT ([0 or 1]) I SCALE &word + T0 &word	 Shift bit in starting with MSB. Use &word as a sum register.
NEXT &word &ack. fl ag	\ Place &word on stack before exit.
IF SEND. ACKNOWLEDGE ELSE	<pre>\ Acknowledge, if required. \ Else no acknowledge: leave SDA config'd \ as input, and pull-up resistors will</pre>
ENDI F	\ pull the bus high.
SEND. START () SDA. MASK I 2CPORT. DI RECTI ON SCL. MASK I 2CPORT. DI RECTI ON SCL. MASK I 2CPORT SET. BITS SDA. MASK I 2CPORT CLEAR. BITS	 \ Transmit start signal. SET.BITS \ Config. SDA as output. SET.BITS \ Config. SCL as output. \ SCL must be high. \ Setting data line low is "start" sig.

: SEND. STOP (--) SCL. MASK I 2CPORT Transmit stop signal. \setminus Set clock to high. SET. BITS SDA. MASK I2CPORT ∖ Set data line hĩgh. SET. BITS SDA. MASK I 2CPORT. DI RECTI ON SET. BITS \land Make sure SDA is an output. : **OODO CONSTANT DEV. 1. ADDR** \setminus DEV. 1. ADDR includes 0=r/w CONSTANT DEV. 1 1 COMM INIT (device $\mathbb{R} / \mathbb{R} - error$) \ Addresses device, ret. 0 if no err. \setminus R/W can be 0 or 1, or a flag. LOCALS{ &r/w } &r/w BOOLEAN TO &r/w\ Ensures &r/w is a flag **\ CHECK. BUS** \ Normally you would need to wait for the bus \ to clear before initiating communication. Transform device# to device address. CASE DEV. 1 OF DEV. 1. ADDR NOERROR ENDOF CR." Invalid device" DROP **I SERROR** ENDCASE \ If error, set error flag before ending. IF **I SERROR** ELSE \setminus Else go ahead and send the word. (device. address -- device. word) &r/w -\ The byte sent to the slave needs to have the last ∖ bit signal read or write. Since &r/w is a flag $\$ (0 or -1) it is subtracted so that 1 is *added* $\$ if the flag is set. SEND. START SEND. WORD \setminus Sends device word, which is on the top of the stack. \ If error ocurred in SEND. WORD, IF I SERROR \ Put the error flag on the stack before ending ELSE NOERROR \ Clear error flag if no error. ENDI F ENDI F CONSTANT RD. MODE \setminus RD. MODE is not a flag (i.e. it should not be -1) 1 CONSTANT WR. MODE 0 00 CONSTANT ACC. TIME. MODE. WORD \ Mode word used to access time register. 04 CONSTANT ACC. ALRM MODE. WORD \setminus Mode word used to access alarm register. (months\days\minutes\hours\mode. word\device# -- error) : SET. CLK. REGI STER \ Writes to either the alarm register or the time \ register, depending on the mode.word. WR. MODE \setminus Set write mode. COMM INIT

IF \setminus If there is an error, **I SERROR** \ Put error flag on the stack before finish. ELSE \ Else continue. SEND. WORD \setminus The mode word is the next word on the stack. IF \ If error, I SERROR \setminus Set error flag ELSE SEND. STOP &devi ce. num **RD. MODE** COMM INIT IF **I SERROR** ELSE \setminus Flag tells GET. WORD to send ack. to slave xmtr. ACK. SET. FLG GET. WORD ACK. SET. FLG GET. WORD ACK. SET. FLG GET. WORD ACK. CLR. FLG GET. WORD NOERROR ENDI F ENDI F ENDI F SEND. STOP ; 20 CONSTANT RST. PRES. MODE. WORD **30 CONSTANT TIM ADJS. MODE. WORD** 40 CONSTANT RST. NODA. MODE. WORD 50 CONSTANT SET. NODA. MODE. WORD 60 CONSTANT CLR. COMP. MODE. WORD : ONE. WORD. INSTR (modeword\device# -- err) \ Many different commands can \ be issued with one mode word. ONE. WORD. INSTR \ is a general Forth word that executes such \land commands, such as clearing the COMP flag, \land for example. WR. MODE \setminus Set write mode. COMM INIT IF \setminus If there is an error, I SERROR \ Put error flag on the stack before finish. ELSE \ Else continue. SEND. WORD IF I SERROR ELSE NOERROR ENDI F ENDI F SEND. STOP ;

```
I<sup>2</sup>C Bus
```

```
: SHOW TIME ( hours\minutes\days\months\error -- ) \ Calendar outputs \ are in binary coded decimal, so the desired \ decimal time appears when they are displayed
                                       \setminus in hex.
IF
    CR . " Error found. "
ELSE
    CR." Time is: "
..." months: "
..." days: "
    SWAP
    . . " hours: "
" minutes"
          minutes"
ENDI F
;
MASTER. QUI ET. CONFIG
                                               \setminus Set up a quiet (non-busy) bus.
7
    CONSTANT MONTHS
5 CONSTANT DAYS
31 CONSTANT MI NUTES
11 CONSTANT HOURS
   RESET. CLOCK ( -- error) \ Loads in MONTHS: DAYS: MINUTES: HOURS as the time.
MONTHS
DAYS
MINUTES
HOURS
ACC. TI ME. MODE. WORD
DEV. 1
SET. CLK. REGI STER
ANEW TST. ROUTINES
: REVERSE. STACK. TIME ( r1\r2\r3\r4 -- r4\r3\r2\r1 )
    SWAP
    ROT
    3 ROLL
;
```

1 CONSTANT MINUTES	
: MINUTE. ALARM (error)	\ Proper carries for incrementing
	\ time not implemented.
CLR. COMP. MODE. WORD	(crine not rimpremented.
DEV. 1	
	(1 - 1)
ONE. WORD. INSTR	\setminus Clear the COMP flag.
IF	
ISERROR	
ELSE	
RST. PRES. MODE. WORD	
DEV. 1	
ONE. WORD. INSTR	\ Reset the seconds.
IF	
I SERROR	
ELSE	
ACC. TI ME. MODE. WORD	
DEV. 1	
	\setminus Get the time.
IF	v det ene erne.
I SERROR	
CR ." Cannot get tim ELSE	le.
	λ
ROT	
MINUTES +	\ Increment minutes counter
- ROT	\backslash
REVERSE. STACK. TI ME	
ACC. ALRM. MODE. WORD	
DEV. 1	
SET. CLK. REGI STER	∖ Set the alarm.
ENDI F	
ENDI F	
ENDI F	
•	
·	

The information provided herein is believed to be reliable; however, Mosaic Industries assumes no responsibility for inaccuracies or omissions. Mosaic Industries assumes no responsibility for the use of this information and all use of such information shall be entirely at the user's own risk.

Mosaic Industries

5437 Central Ave Suite 1, Newark, CA 94560

Telephone: (510) 790-8222

Fax: (510) 790-0925